System Verilog Array Constraints Math Def