System Verilog Array Constraints In Tagalog