System Verilog Array Constraints In Tagalog To English