System Verilog Array Constraints In Tagalog Sample