System Verilog Array Constraints In Tagalog Basis Phoenix