System Verilog Array Constraints In Tagalog Basis Data