System Verilog Array Constraints In Rhetorical Analysis