System Verilog Array Constraints In Rhetoric