System Verilog Array Constraints In Figma What Is The Purpose