System Verilog Array Constraints In Figma