System Verilog Array Constraints In A Sentence