System Verilog Array Constraints Definition Writing