System Verilog Array Constraints Definition Science