System Verilog Array Constraints Definition Math