System Verilog Array Constraints Definition In Rhetoric