System Verilog Array Constraints Definition In Project