System Verilog Array Constraints Definition In Algebra