System Verilog Array Constraints Definition English