System Verilog Array Constraints Definition Engineering