System Verilog Array Constraints Definition And Example Of Irony