System Verilog Array Constraints Definition