System Verilog Array Constraints Def