System Verilog Array Constraints