System Verilog Array Assignments