System Verilog Array Assignment In Python