System Verilog Array Assignment