System Verilog 2d Array Problems