System Verilog 2d Array Assignment