System Verilog 2d Array Assignment In Python What Does The Term