System Design Using Verilog