Synthesis Issues In Verilog