Structural Modelling In Verilog