Struct Packed Verilog