Static Array In Systemverilog