Source Based Code Coverage Verilog Syntax