Signed Numbers In Verilog