Signed Bits In Verilog