Sigma Computing Case Statement Verilog