Sigma Computing Case Statement In Verilog