Repeat Loop In System Verilog