Reg Data Type In Verilog