Queue Array In System Verilog