Queue Array In System Verilog Basics