Queue Array In System Verilog Assertions