Queue Array In System Verilog Assertion