Python Verilog Testbench Clock