Python Verilog Testbench Architecture