Python Verilog Case