Python Two Dimensional Array Initialization In Verilog