Python System Verilog Parser